



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/708,198	02/16/2004	Chiao-Ju Lin	10767-US-PA	2197

31561 7590 06/12/2009
JIANQ CHYUN INTELLECTUAL PROPERTY OFFICE
7 FLOOR-1, NO. 100
ROOSEVELT ROAD, SECTION 2
TAIPEI, 100
TAIWAN

EXAMINER

PIZIALI, JEFFREY J

ART UNIT	PAPER NUMBER
----------	--------------

2629

NOTIFICATION DATE	DELIVERY MODE
-------------------	---------------

06/12/2009

ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

USA@JCIPGROUP.COM.TW
Belinda@JCIPGROUP.COM.TW

Office Action Summary	Application No. 10/708,198	Applicant(s) LIN, CHIAO-JU	
	Examiner JEFF PIZIALI	Art Unit 2629	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 26 March 2009.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1 and 7-16 is/are pending in the application.
- 4a) Of the above claim(s) 8 and 12-14 is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1, 7, 9-11, 15 and 16 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 01 August 2007 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on *26 March 2009* has been entered.

Priority

2. Receipt is acknowledged of papers submitted under 35 U.S.C. 119(a)-(d), which papers have been placed of record in the file.

Drawings

3. The drawings have not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the figures.

Specification

4. The specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

Claim Rejections - 35 USC § 112

5. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

6. Claims 7 and 10 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement.

The claims contain subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor, at the time the application was filed, had possession of the claimed invention.

Claim 7 recites, "*each of the first switch, the second switch, the third switch, the driving thin film transistor, and the pre-charge switch is a thin film transistor having a **P-type doped channel**.*"

The original disclosure does not discuss any "**P-type doped channel**" subject matter.

Claim 10 recites, "*a voltage difference between the first end and the second end of the capacitor is **equal** to a threshold voltage of the driving thin film transistor.*"

The original disclosure does not discuss any "**voltage difference equal to a threshold voltage**" subject matter.

Art Unit: 2629

The Specification only goes so far as to say, "*Preferably, the pre-charge voltage level is close to a level of the threshold voltage of the driving thin film transistor 650*" (e.g., see Paragraph 34).

7. Claims 7 and 10 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the enablement requirement.

The claims contain subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention.

Claim 7 recites, "*each of the first switch, the second switch, the third switch, the driving thin film transistor, and the pre-charge switch is a thin film transistor having a **P-type doped channel**.*"

The original disclosure is not enabling for any "**P-type doped channel**" subject matter.

Claim 10 recites, "*a voltage difference between the first end and the second end of the capacitor is **equal** to a threshold voltage of the driving thin film transistor.*"

The original disclosure is not enabling for any "**voltage difference equal to a threshold voltage**" subject matter.

The Specification only goes so far as to say, "*Preferably, the pre-charge voltage level is close to a level of the threshold voltage of the driving thin film transistor 650*" (e.g., see Paragraph 34).

Claim Rejections - 35 USC § 102

8. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

9. Claims 1, 10, and 11 are rejected under 35 U.S.C. 102(b) as being anticipated by ***Yumoto (WO/2001/006484 A)***.

[Please note: For purposes of this office action, ***Yumoto (US 6,859,193 B1)*** is relied upon as the English language translation of ***Yumoto (WO/2001/006484 A)***.]

Regarding claim 1, ***Yumoto*** discloses a current-driven active matrix organic light emitting diode [*e.g., Fig. 8: AMOLED pixel*], comprising:

an organic light emitting diode [*e.g., Fig. 8: OLED*] having an anode and a cathode connected to a first power source [*e.g., Fig. 8: Vdd*];

a driving thin film transistor [*e.g., Fig. 8: TFT2b*];

a capacitor [*e.g., Fig. 8: C*] having a first end connected to a gate of the driving thin film transistor and a second end connected to a second power source [*e.g., Fig. 8: electrical ground*];

a first switch [*e.g., Fig. 8: TFT2a*] having one end connected [*via OLED*] to the anode of the OLED and another end connected [*directly*] to a drain of the driving thin film transistor;

Art Unit: 2629

a second switch [*e.g., Fig. 8: TFT1*] having one end connected [*via TFT3*] to a current source [*e.g., Fig. 8: CS*] and another end connected [*via electrical ground*] to the drain of the driving thin film transistor;

a third switch [*e.g., Fig. 8: TFT3*] having one end connected [*via TFT1 and electrical ground*] to the drain of the driving thin film transistor and another end connected [*via TFT4a and TFT4b*] to the gate of the driving thin film transistor and the first end of the capacitor; and

a pre-charge switch [*e.g., Fig. 8: TFT4b*] directly connected to the gate of the driving thin film transistor and a driving power source [*e.g., Fig. 8: data output from TFT4a*], wherein

the pre-charge switch controls the driving power source to pre-charge the capacitor before the current source charges or discharges the capacitor (*see the entire document, including Column 14, Lines 5-36*).

Regarding claim 10, **Yumoto** discloses a voltage difference between the first end and the second end of the capacitor is equal to a threshold voltage [V_{th}] of the driving thin film transistor (*see the entire document, including Column 12, Line 28 - Column 13, Line 47*).

Regarding claim 11, **Yumoto** discloses the driving power source comprises two different voltage levels (*see the entire document, including Column 14, Lines 5-36 -- wherein TFT4a is switched on and off by scanB and TFT3 is switched on and off by scanA*).

Claim Rejections - 35 USC § 103

10. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

11. Claims 7, 9, 15, and 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over ***Yumoto (WO/2001/006484 A)***.

[Please note: For purposes of this office action, ***Yumoto (US 6,859,193 B1)*** is relied upon as the English language translation of ***Yumoto (WO/2001/006484 A)***.]

Regarding claim 7, ***Yumoto*** discloses the third switch being a P-type thin film transistor [e.g., Fig. 8: TFT3].

In the embodiment illustrated in Figure 8, ***Yumoto*** does not expressly disclose each of the first switch, the second switch, the third switch, the driving thin film transistor, and the pre-charge switch is a thin film transistor having a P-type doped channel.

However, in other embodiments, ***Yumoto*** discloses an N-type thin film transistor [e.g., Fig. 26: TFT2] being substituted with a P-type thin film transistor (*see the entire document, including Column 24, Lines 8-34*).

Therefore, it would have been obvious to one having ordinary skill in the art to replace ***Yumoto's*** N-type TFTs with P-type TFTs, so as to make a simple well known transistor substitution, and to improve the constant current properties of the circuitry, while also suppressing leakage current.

Regarding claim 9, in the embodiment illustrated in Figure 8, **Yumoto** does not expressly disclose the driving power source is a negative power source.

However, the embodiment illustrated in **Yumoto's** Figure 18 shows Vdd serving as a power source supplied to the data line (*see the entire document, including Column 20, Lines 26-36*).

Furthermore, the embodiment illustrated in Figure 26 shows Vdd serving as a negative power source (*see the entire document, including Column 24, Lines 8-37*).

Therefore, it would have been obvious to one having ordinary skill in the art to use a negative power source as **Yumoto's** driving power source, so as to make a simple well known power source substitution, and to improve the constant current properties of the circuitry, while also suppressing leakage current.

Regarding claim 15, **Yumoto** discloses the first power source is of negative polarity [*e.g., Fig. 26: negative potential Vdd*] (*see the entire document, including Column 24, Lines 8-37*).

Therefore, it would have been obvious to one having ordinary skill in the art to use a negative power source as **Yumoto's** first power source, so as to make a simple well known power source substitution, and to improve the constant current properties of the circuitry, while also suppressing leakage current.

Regarding claim 16, **Yumoto** discloses that "*any constant potential*" may serve as ground (*see the entire document, including Column 5, Lines 34-36*).

Art Unit: 2629

Therefore, it would have been obvious to one having ordinary skill in the art to use a positive power source as **Yumoto's** second power source, so as to make a simple well known power source substitution, and to improve the constant current properties of the circuitry, while also suppressing leakage current.

Response to Arguments

12. Applicant's arguments filed 26 March 2009 have been fully considered but they are not persuasive.

The Applicant contends, "*The relationship between the second switch and the driving thin film transistor is NOT disclosed by FIG.8 of Yumoto. The Examiner submits that the TFT1 disclosed by Yumoto is equivalent with the second switch recited in claim 1 and the TFT2b disclosed by Yumoto is equivalent with the driving thin film transistor recited in claim 1. However, the TFT1 is NOT electrically connected with drain of the TFT2b, instead, the TFT1 is electrically connected with gate of the TFT2b. Accordingly, Yumoto fails to disclose limitation 'a second switch having one end connected to a current source and another end connected to the drain of the driving thin film transistor' recited in claim 1.*" (see Page 9 of the Response filed 26 March 2009). However, the examiner respectfully disagrees.

In response to applicant's argument that the references fail to show certain features of applicant's invention, it is noted that the features upon which applicant relies (i.e., *electrical connections*) are not recited in the rejected claims. Although the claims are interpreted in light of

Art Unit: 2629

the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993).

The Applicant acknowledges that one type of "*connection*" is an "*indirect connection*" (between intervening elements -- see Page 12 of the reply filed on 6 May 2008).

Yumoto discloses a second switch [*e.g.*, Fig. 8: TFT1] having one end connected [*via* TFT3] to a current source [*e.g.*, Fig. 8: CS] and another end connected [*via electrical ground*] to the drain of the driving thin film transistor [*e.g.*, Fig. 8: TFT2b] (*see the entire document, including Column 14, Lines 5-36*).

Yumoto's second switch [*e.g.*, Fig. 8: TFT1] is connected to electrical ground.

The drain of **Yumoto's** driving thin film transistor [*e.g.*, Fig. 8: TFT2b] is connected to electrical ground.

Therefore, **Yumoto's** second switch [*e.g.*, Fig. 8: TFT1] is indeed connected with the drain of the driving thin film transistor [*e.g.*, Fig. 8: TFT2b], as presently claimed.

The Applicant contends, "*Additionally, the relationship between the third switch and the driving thin film transistor is NOT disclosed by FIG.8 of Yumoto. The Examiner submits that the TFT3 disclosed by Yumoto is equivalent with the third switch recited in claim 1 and the TFT2b disclosed by Yumoto is equivalent with the driving thin film transistor recited in claim 1. However, the TFT3 is NOT electrically connected with drain and gate of the TFT2b. Obviously,*

Art Unit: 2629

Yumoto fails to disclose limitation 'a third switch having one end connected to the drain of the driving thin film transistor and another end connected to the gate of the driving thin film transistor and the first end of the capacitor' recited in claim 1." (see Page 9 of the Response filed 26 March 2009). However, the examiner respectfully disagrees.

In response to applicant's argument that the references fail to show certain features of applicant's invention, it is noted that the features upon which applicant relies (i.e., *electrical connections*) are not recited in the rejected claims. Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993).

The Applicant acknowledges that one type of "*connection*" is an "*indirect connection*" (between intervening elements -- see Page 12 of the reply filed on 6 May 2008).

Yumoto discloses a third switch [e.g., Fig. 8: TFT3] having one end connected [via TFT1 and electrical ground] to the drain of the driving thin film transistor [e.g., Fig. 8: TFT2b] and another end connected [via TFT4a and TFT4b] to the gate of the driving thin film transistor [e.g., Fig. 8: TFT2b] and the first end of the capacitor [e.g., Fig. 8: C] (see the entire document, including Column 14, Lines 5-36).

Art Unit: 2629

Yumoto's second switch [*e.g., Fig. 8: TFT1*] is connected to electrical ground.

Yumoto's third switch [*e.g., Fig. 8: TFT3*] is connected to electrical ground through the second switch [*e.g., Fig. 8: TFT1*], when the second switch [*e.g., Fig. 8: TFT1*] is closed.

The drain of **Yumoto's** driving thin film transistor [*e.g., Fig. 8: TFT2b*] is connected to electrical ground.

Therefore, **Yumoto's** third switch [*e.g., Fig. 8: TFT3*] is indeed connected (*when the second switch [e.g., Fig. 8: TFT1] is closed*) with the drain of the driving thin film transistor [*e.g., Fig. 8: TFT2b*], as presently claimed.

Applicant's arguments with respect to claims 7 and 10 have been considered but are moot in view of the new ground(s) of rejection.

By such reasoning, rejection of the claims is deemed necessary, proper, and thereby maintained at this time.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jeff Piziali whose telephone number is (571)272-7678. The examiner can normally be reached on Monday - Friday (6:30AM - 3PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Chanh Nguyen can be reached on (571) 272-7772. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Jeff Piziali/
Primary Examiner, Art Unit 2629
3 June 2009